Intel Celeron D processor family

Intel Celeron D family is a new brand name for desktop Celeron processors based on NetBurst microarchitecture. The last generation of NetBurst Celeron CPUs were manufactured on 0.13 micron technology and used Northwood core. The Celeron D processors are produced on more advanced 0.09 micron (modified Prescott core, also called Prescott-256) and 0.065 micron (modified Cedar Mill core, also called Cedar Mill-512) technology.

Prescott Celeron D microprocessors have a few improvements over Northwood Celeron processors. The most important improvements in all versions of Celeron D microprocessors are twice as large level 2 cache and 33% faster Front-Side Bus frequency. Some CPUs with the Prescott core have additional features:

  • First Celeron D processors in 775-land FC-LGA package included Execute Disable bit capability.
  • Newer Celeron D CPUs in 775-land package include both Execute Disable bit capability and 64-bit mode.

Celeron D processors in 478-pin micro FC-PGA package had only basic features of the Prescott core, and didn't support Execute Disable bit feature or 64-bit execution mode.

The size of level 2 cache was doubled in the next generation of Celeron D processors based on Cedar Mill core. Besides larger L2 cache, these CPUs had execute disable bit feature and supported 64-bit mode. Cedar Mill processors were manufactured only in 775-land FC-LGA (socket 775) package.

Celeron D brand was used only for desktop microprocessors. All mobile Celeron processors were and still branded as Celeron M. There were three Celeron D CPUs that were offered as embedded parts: Celeron D 335, 341 and 352.

Related Links
Architecture
Identification
Pinouts
Support chips
CPU chart
Link to this page
At a glance
Type:
32 or 64-bit CPU
Technology:
0.09 and 0.065 micron
Frequency (GHz):
2.13 - 3.6
L2 cache size (KB):
256 - 512
Cores:
1
Intel Celeron D 352 - HH80552RE088512 (BX80552352)

Intel Celeron D 352 - HH80552RE088512 (BX80552352)
3.2 GHz
533 MHz FSB
512 KB L2 cache
775-land Flip Chip LGA

  Terms and Conditions · Contact Us (c) Copyright 2003 - 2008 Gennadiy Shvets